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Introduction
Current rapid developments in new semiconductor materials, device
structures and circuit design techniques have intensified the need for
improved circuit simulation and data analysis tools.
For greatest impact on the compact modelling community these tools
should be freely available, preferable under the FOSS licence.
This presentation outlines a number of current trends in compact device
modelling based on FOSS circuit simulation and device modelling
packages, particular reference is made to interpreted and compiled
Equation-Defined template and synthesis driven modelling techniques.
All the circuit simulation software and compact modelling tools described
are freely available for download from the Internet as either binary or
source code packages. [A list of Internet Web addresses is given at the end
of the presentation slides.]
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Established Compact Device Modelling and Circuit Simulation Tools
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Qucs-S: A Qucs Fork for Compact Device Modelling and Circuit Simulation
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Merging Qucs-S, QucsStudio and Xyce/MAPP/VAPP/VAlint Verilog-A
Compact Modelling Tools
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Qucs Timeline 2003 to 2019, Listing Compact Modelling Development
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QucsStudio Timeline 2003 to 2018, Listing Primary Compact Modelling
Development
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New FOSS/GPL SPICE Based Circuit Simulators and Modelling Tools
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Qucs/QucsStudio Compact Device Modelling Capabilities: CDM1 to CDM5
and DES1 to DES2
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Qucs/QucsStudio Modelling Examples: 1. buit-in components, 2. FEDD
models
With fundamental built-in component models
With Frequency Equation-Defined Device (FEDD) Models
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Building Compact Device Models with Qucs/Qucs-S/Qucsstudio: Compact
Device Modelling with Equation-Defined Devices (EDD) - Part 1
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio EDD -
Part 2
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio EDD -
Part 3
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio EDD -
Part 4
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio EDD -
Part 5
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio - the
Combined Intrinsic and Extrinsic EDD Long Channel Model
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio -
Extraction of Ispecific
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio -
Extraction of VP and Estimation of N
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio -
Schematic to Verilog-A Link
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio -
Verilog-A EDD Style Template
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio -
Verilog-A Equation Style Template
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio - Relative
Model Timing
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Building Compact Device Models with Qucs/Qucs-S/QucsStudio -
Verilog-A Dynamic Charge Current Contributions to Equation Style
Template
23 / 47
Qucs/Qucs-S/QucsStudio Basic Verilog-A subset - Part 1
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Qucs/Qucs-S/QucsStudio Basic Verilog-A subset - Part 2
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Qucs/Qucs-S/QucsStudio Basic Verilog-A subset - Part 3
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Qucs/Qucs-S/QucsStudio Basic Verilog-A subset - Part 4
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Qucs/Qucs-S/QucsStudio Basic Verilog-A subset - Part 5
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Introduction to the Qucs-S GPL Verilog-A Module Synthesizer: Part 1
Qucs-0.0.21-S includes the Qucs GPL Verilog-A synthesis tool for compact
device modelling.
The Qucs-0.0.21-S Verilog-A synthesizer is a fully working version of this
new open source ECAD tool.
Verilog-A device models and circuit macromodels can be synthesized from
the following Qucs/SPICE built in components:
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Introduction to the Qucs-S GPL Verilog-A Module Synthesizer: Part 2
Structure:
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Introduction to the Qucs-S GPL Verilog-A Module Synthesizer: Part 3
Data flow through the Qucs GPL compact device modelling tool set.
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Introduction to the Qucs-S GPL Verilog-A Module Synthesizer: Part 4
Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS
Ids = f (Vd ,Vg ,Vs ,Vb) model for a transistor operating in long channel mode.
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Introduction to the Qucs-S GPL Verilog-A Module Synthesizer: Part 5
Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS
Ids = f (Vd ,Vg ,Vs ,Vb) swept DC simulation data.
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EKV 2.6 Simulation Examples - Part 1: DC
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EKV 2.6 Simulation Examples - Part 2: AC
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EKV 2.6 Simulation Examples - Part 3: AC noise
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EKV 2.6 Simulation Examples - Part 4: TRAN
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EKV 2.6 Simulation Examples - Part 5: TRAN Shooting Method Small
Signal Input
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EKV 2.6 Simulation Examples - Part 6: TRAN Shooting Method Large
Signal Input
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EKV 2.6 Simulation Examples - Part 7: Monte Carlo Analysis
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EKV 2.6 Simulation Examples - Part 8: Tuning
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EKV 2.6 Simulation Examples - Part 9: EKV 2.6 Intrinsic Verilog-A Model
Harmonic Balance (HB) Simulation
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EKV 2.6 Parameter extraction - Part 1: Using Manual Tuning with Sliders
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EKV 2.6 Parameter extraction - Part 2: Using Optimization
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The Way Forward - Possible improvements to FOSS Compact Modelling
and Simulation Tools
This presentation has attempted to introduce the fundamental principles
of compact device modelling using the Verilog-A hardware description
language distributed with the Qucs series of compact modelling and
simulation tools. In the limited time available only a selection of the most
important topics have been included. Compact device modelling using
FOSS tools is still very much in its infancy. Future developments are likely
concentrate on:
An evaluation of the current limitations of the ADMS Verilog-A software
and it’s implementation in FOSS circuit simulators.
Development of improved and new Verilog-A compact models for existing
semiconductor devices and emerging technologies.
The development of compact model parameter extraction procedures based
on measurements ( using low cost measuring instruments - Digilent Analog
Discovery 2 and Analog Devices ADALM1000 and ADALM2000)
Add an electromagnetic simulator to the FOSS Qucs based tools.
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FOSS circuit Simulation and Compact Modelling software - Web Home
Page Links
QucsStudio http://www.dd6um.darc.de/QucsStudio/qucsstudio.html; Download
Windows version QucsStudio-2.5.7.zip from
http://www.dd6um.darc.de/QucsStudio/download.html.
Qucs-S: Qucs-S: Qucs with SPICE - https://ra3xdh.github.io/; Download - version
(Linux or Windows) as required from home page.
Ngspice: http://ngspice.sourceforge.net/; Download - version (Linux or Windows) as
required from home page.
Xyce: https://xyce.sandia.gov/; Download - version (Linux, Windows or Mac) as
required from home page.
WRspice: http://wrcad.com/wrspice.html; Download - version (Linux or Windows) as
required from home page.
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